

Notice of References Cited	Application/Control No. 09/632,494	Applicant(s)/Patent Under Reexamination RAJE ET AL.	
	Examiner Naum B Levin	Art Unit 2825	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,415,426	07-2002	Chang et al.	716/9
*	B	US-6,230,304	05-2001	Groeneveld et al.	716/7
*	C	US-4,484,292	11-1984	Hong et al.	716/13
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	Togawa et al. "Maple-opt: a simultaneous technology mapping, placement, and global routing algorithm for FPGAs", proceedings of the ASP-DAC '95/CHDL '95/VLSI '95, IFIP international Conference on Hardware Description Language, Aug. 1995, pp.554-559
*	V	Pedram et al. "Layout driven logic restructuring/decomposition", Digest of Technical Papers, 1991 IEEE International Conference on Computer-Aided Design, Nov. 11, 1991, pp. 134-137.
*	W	Kleinhans et al., "Gordian: VLSI Placement by Quadratic Programming and Slicing Optimization", IEEE Transactions on Computer Aided Design, vol. 10, No. 3, Mar. 1991, pp. 356-365.
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.